Designing Reliable and Efficient Networks on Chips
Best Price:
Buy Designing Reliable and Efficient Networks on Chips for $129.00 at @ Link.springer.com
No coupon is required — this is the standard retail price.
Set a price drop alert to never miss an offer.
Price Comparison
| Seller | Contact Seller | List Price | On Sale | Shipping | Best Promo | Final Price | Volume Discount | Financing | Availability | Seller's Page |
|---|---|---|---|---|---|---|---|---|---|---|
|
BEST PRICE 1 Product Purchase
|
|
$129.00 | $129.00 |
|
$129.00 | See Site | In stock | Visit Store |
Product Details
Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.

